Notice of References Cited

Application/Control No.

10/757,788

Examiner

Kimberly Thornewell

Applicant(s)/Patent Under
Reexamination
GOODING ET AL.

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,742,181	04-1998	Rush, Kenneth	326/41
	В	US-			
	C	US-			
	۵	US-			
	Ш	US-			
	F	US-			
	G	US-			
	Η	US-			
	_	US-			
	7	US-			
	к	US-			
	۳	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	α					
	R					
	s					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
:	υ	Yu, Shu-Yi. "Fault Tolerance in Adaptive Real-Time Computing Systems." Doctoral Dissertation, Stanford University December 2001.					
	٧	Babb, Jonathan et al. "Logic Emulation with Virtual Wires." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 16 No. 6, June 1997.					
	w	Tessier, Russel et al. "The Virtual Wires Emulation System: A Gate-Efficient ASIC Prototyping Environment." MIT Laboratory for Comuter Science 2001.					
	x						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.